

Journal of Vibration Engineering

ISSN:1004-4523

Registered



SCOPUS



DIGITAL OBJECT IDENTIFIER (DOI)



GOOGLE SCHOLAR



IMPACT FACTOR 6.1



VLSIIMPLEMENTATIONOFKOGGE-STONEADDERFORLOW-POWERAPPLICATIONS

Ву

EPPILI JAYA*

B. SAI SRI**

P. AKSHAY KUMAR**

O.HEM KUMAR**

jaya.baratam@gmail.com

saisriboina@gmail.com

potnuruakshay@gmail.com

hemkumarodisi@gmail.com

D.SUNIL** R. RAJESH**

dasarisunil9359@gmail.comrajeshrokkam567@gmail.com

*ASSISTANTPROFESSOR, DEPARTMENTOFELECTRONICSANDCOMMUNICATIONENGINEERING, ADIT YAINSTITUTEOFTECHNOLOGYANDMANAGEMENT, TEKKALI.

**STUDENT, DEPARTMENTOFELECTRONICSANDCOMMUNICATIONENGINEERING, ADI TYAINSTITUTEOFTECHNOLOGYANDMANAGEMENT, TEKKALI.

ABSTRACT

The adder is a vital part of the central processing unit (CPU), the main processing unit of any device that can perform computational operations. These are used in the digital components that are mostly used in the design of integrated circuits. Recent decades have seen a sharp rise in demand for mobile electronics, which has increased the need for highly efficient VLSI structures. All operations must be computed using low-power, space-efficient designs runfaster. The Kogge-Stone adder (KSA) is an extension of the carry look-

ahead adder used for performing fast addition in high-

performancecomputingsystems. The latency, space, and energy used by the Kogge-stone adder after development and implementation in Xilinx Vivado using Verilog are compared in this study to those of the RCA and CLA. The Kogge Stone adders (KSA) results show a decrease in power consumption as well as improvements in high speed and area compaction when compared to the RCA and CLA.

Keywords: Adder, Carrylook-aheadadder(CLA), Kogge-Stone Adder(KSA), Ripple Carry Adder(RCA).

INTRODUCTION

The ALUserves as the main building block for digital processors (DS P), microprocessors, microcontrollers, and other dataprocessing devices. Adder is an essential hardware unit for the follo wingapplicationinmanyarithmeticoperations. The optimization o fspeedandreduction of power consumption has a significant impact onthe latency andoverall energy used by the microprocessorsbecause adders are the most crucial component in ALU. TheKogge-Stone adder uses a tree-like structure that extendsthecarrylookaheadadderbyparallelizingthecomputationofthecarrysigna Isforseveralbitpositions. The carry signals for adjacent bit position sarecomputedforeachstage of the tree using the carry signals from the previousstage. The final sum and carry signals are calculated using the output carry signals from the tree's final stage. TheKogge-Stone adder's main benefit is its capacity quickadditionwithashortcriticalpathdelay. The adder can comput e the carry signals for several bit positions at once thanks to the parallel processing employed in the tree structure, which shortens the overall processing time. Because of this, high-performance computing that need quick arithmetic operations frequently use the KSA. The primary goal of this paper is to implement the KSA andcompare it with other adders like RCA and CLA. The aboveadders have been simulated and synthesized on the Xilinx Viva dop latform and their parameters are captured. The specificationsoftheXilinxVivadosoftwareareArtix-

7families,csg324PackagewithSpeedGradeof-1.Finally

captured parameters like latency, area, and energy used bytheabove-mentioned adders are compared.

1. Literaturesurvey:

Penchalaiah and Kurnar investigated the Kogge-stone adder, a new PPA architecture. The results of the application of theproposed method are verified by comparing the Kogge-stoneadder with Carry skip adder in terms of size, latency, and speed [1]. A general procedure used in digital circuits tosimplify the circuit and its operation is the addition of acertainnumberofbits. Selecting an adderwith the appropriate characteristics is even more important thecircuittofunctionproperly[2].DaphniandVijulaGraceexplain ed the design and analysis of many parallel prefixadders and compared their performance in terms area, latency, and power usage. [3]. Highspeeddesignsfrequently employ the carry-lookahead adder itsvariants, such as the parallel prefix (PPF) adder [4]. Although are necessary, the kind used depends ontheprogramintermsofspeed, powerconsumption, and area usage[5]. Circuit designers benefit greatly theabilitytoreachfasterrateswithlesspowerdissipation. Minimizi ng the supply voltage is a simple method to reducethe energy consumption of the circuits because there is aquadratic relationship between the switching energy and thevoltage [7]. To increase energy and speed, the designer canuseseveraladderstructuralmodifications. There are many

adder families, and they all have various delays, energyneeds, and spatial requirements. There are several differenttypes of adders, including parallel prefix adders, ripple

carryadders, carryincrementadders, carryskipadders, carryselec tadders, and carrylook-aheadadders (PPA)[8].

2. Backgroundinformation:

There have been recent events that have a considerable increase in the need for high-performance computing, which has prompted the creation of cutting-edge processors

andmemoryarchitectures. The portability and battery life of mobile e devices is, however, frequently constrained by the higher power consumption that results from this improved performance. The creation of low-power computing systems that can deliver excellent performance while using the least amount of power is becoming more and more popular as

asolutiontothisproblem. The performance and power consumptio adders, which are essential components ofdigitalcircuits, significantly affects those of the entire system. In this research, we want to construct KSA for low-power applications using very large-scale (VLSI)approaches. To reduce power consumption while retainingexcellent performance, we will optimize the KSA design. Toshow the benefits of KSA in terms of speed and powerconsumption, we will also compare the performance and power consumption of KSA with that of other frequently usedadders, such as the carry-lookahead adder (CLA) andripple carry adder (RCA). The overall goal of this project is toshowhowwellKSAperformshigh-speedarithmeticoperations, which will help in the development of low-powercomputing systems. Mobile devices, embedded systems, andhighperformance computer systems can all benefit from theproject's findings in terms of increased performance andpowereconomy.

METHODOLOGY

Adders:

(I) Ripple carry adder (RCA):

A ripple carry adder is a simple digitalcircuit that adds two binary values. The carry signal ripplesovereachstageofthecircuitwhiletheadditionisdone, giving the circuit its name [6]. Each full adder in the circuitinputs two bits from the input numbers and the carry signalfrom the preceding step, and the outputs are a sum and acarry. The sum bit is output as a component of the final sum, while the carry bit from each full adder is sent on as the carrysignalto the following stage.




Fig-2.1.1:16-Bit Ripple carry adder

Intheabovediagram, A0to A15 and B0 to B15 represent the

16-Bit binary numbers, while the output sum is denoted by SUM. The circuit uses sixteen full adders (FA) to compute the sum and carry bits for each bit position. The carry bits are propagated from each stage to the next, resulting in a ripple effect as the addition is performed.

(II) Carrylook-aheadadder(CLA):

Acarry-

lookaheadadder(CLA)isaparalleladdercircuitadderthatcanred ucethepropagationdelayofcarrysignals.Instead of waiting for the carry to propagate through theentire adder circuit, it uses a lookahead carry generator togenerate the carry signals for each bit in parallel. The CLAdivides the adder into bit groups, with each group itslookaheadcarrygenerator.Eachgroup'scarrygeneratortake sthe input bits and generates the carry signals for that group. The carry generator determines the carry signals using setofBooleanfunctionsbasedontheinputbits. Eachcarrygenera torproducesasetofcarrysignalsforthatgroup, which are then combined with the previous group's carrysignals to produce the carry signals for the next group. Thisprocessis repeated until thefinal carry signal is produced.

Fig-2.2.1: 16-BitCarrylook-aheadadder


In the above diagram, A (A0 to A15) and B (B0 to B15)represent the input numbers, while the output sum is denoted by S (S0 to S15. The adder unit then takes in the input numbers and the carry signals and performs the addition to generate the final sum.

The carry generator unit consists of a series of carrylookahead logic gates, which generate the carry signals foreach stage of the adder in parallel. By calculating the

carrysignalsinparallel,theCLAcansignificantlyreducethepropa gation delay compared to a ripple carry adder, resultinginfaster operation.

(III) Kogge-stoneadder(KSA):

The Kogge-Stone adder is a parallel adder that computes thesum of two binary numbers at high speed. It is similar to thecarry-lookahead adder, but it generates the carry signals inparallelusingatree-basedstructure, resulting infaster operation. The Kogge-Stone adder is made up of a series offull adders that are arranged in a tree-like structure. Each fulladder accepts two input bits and a carry bit and outputs asum bit and a carry bit. Each full adder's carry bit output isthen propagated up the tree to the next level, where it iscombined withthe carrybits from the other full adders in that



level to produce the next set of carry bits. The completefunctioning of KSA can be easily comprehended by analyzing it in terms of the following three distinct parts:




Fig-2.3.1:StagesofKogge-

stoneadder(i)Pre-processingStage:

This process includes calculating the propagate and generatecarry that corresponds to each pair of bits in A and B. Thelogicequations below provide these signals:

Propagate carry (Pi) = Ai XOR BiGeneratecarry(Gi)= AiAND Bi




Fig-2.3.2:Logicdiagramofthepre-processingstage

(ii) CarryGenerationStage:

This block distinguishes KSA from other addersand is the force behind its superior performance. This stepincludes calculating the carries associated with each bit. Itemploysgrouppropagationandgeneratesintermediatesignals, which are given by the following logic equations:

 $G= (Pi AND Gi^*) +Gi P = (Pi AND Pi^*)$




Fig-2.3.3:Logicdiagramofcarrygeneratorstage

(iii) Post-processingStage:

This is the final step, which is shared by all adders in thisfamily (carry look ahead). It involves the calculation of sumbits. The logic shown below is used to compute sum bits:

Ci=GiSi=P iXORCi-1




Fig-2.3.4: 16-Bit Kogge-stone adder

[9]RESULTS:

(I) Simulation outputs:




Fig-3.1.1: Simulation output of 16-Bit RCA




Fig-3.1.2:Simulationoutput of16-BitCLA




Fig-3.1.3:Simulation output of16-Bit KSA

(II) Poweroutputs:




Fig-3.2.1:Poweroutputof16-BitRCA




Fig-3.2.2:Poweroutputof16-BitCLA





Fig-3.2.3:Poweroutputof16-BitKSA

COMPARATIVEANALYSISOFADDERS:

PARAMETERS	RCA	CLA	KSA
POWER	11.514w	11.713w	11.36w
Delay	5.26ns	4.12ns	3.77ns
(utilizationout of 210)	50	50	50
Cells (rtl schematic)	88	92	81

Table-1:ComparisonTable



Graph-1:ComparisonGraph

CONCLUSION:

In conclusion, the implementation of the KoggeStone adder for low-power applications is an effectiveapproachforreducingpowerconsumptionindigitalcir cuits. Kogge Stone adder is a parallel prefix adder thathas a regular and scalable structure, which allows forefficient implementation and optimization. It is particularlywell-suitedforapplicationsthatrequirehigh-

speedadditionoflargenumbers, such as indigital signal processing, graphics processing, and cryptography.

In summary, the Kogge Stone adder is a promising adderarchitectureforlow-

powerapplications, withseveral advantages over other adder a rchitectures. With continued research and development, it is likely to remainakey component in the design of low-power digital circuits.

REFERENCES:

- [1] U. Penchalaiah and S. K. VG, "Design of High-Speedand Energy-Efficient Parallel Prefix Kogge Stone Adder,"2018IEEEInternationalConferenceonSystem,Computation,AutomationandNetworking(ICSCA),Pondicherry,India,2018,pp.1-7,Doi:10.1109/ICSCAN.2018.8541143.
- [2] B.Koyada,N.Meghana,M.O.JaleelandP.R.Jeripotula,"Ac omparativestudyonadders,"2017InternationalConferenceo nWirelessCommunications,Signal Processing and Networking (Wisp NET), Chennai,India,2017,pp.2226-2230,Doi:10.1109/WiSPNET.2017.8300155.
- [3] S. Daphni and K. S. V. Grace, "A review analysis ofparallelprefixaddersforbetterperformanceinVLSIapplicati ons,"2017IEEEInternationalConferenceonCircuits and Systems (ICCS), Thiruvananthapuram, India,2017,pp.103-106,Doi:10.1109/ICCS1.2017.8325971.
- [4] Ling, H. (1981). High-speed binary adder. IBM JournalofResearch and Development, 25(3), 155–166.
- [5] V. G. Oklobdzija, B. R. Zeydel, H. Q. Dao, S. Mathew,andR.Krishnamurthy,"Comparisonofhighperformance

VLSIaddersintheenergy-delayspace,"inIEEETransactionsonVeryLargeScaleIntegration(VLSI)Systems, vol. 13, no. 6, pp. 754-758, June 2005, doi:10.1109/TVLSI.2005.848819.

- [6] Jasbir Kaur and Lalit Sood, "Comparison betweenvarioustypesofaddertopologies",inIJCST,vol.6,no .1,Jan.—Mar.
- 2015.Source:https://www.researchgate.net/publication/3 23349524_A_comparative_study_on_adders.
- [7] D. Markovic, C. C. Wang, L. P. Alarcon, T.-T. Liu,andJ.M.Rabaey, "Ultralow-powerdesigninthenear-thresholdregion," Proc. IEEE, vol. 98, no. 2, pp. 237–252, Feb. 2010.
- [8] R.Zimmermann, "Binaryadderarchitecturesforcell-basedVLSIandtheirsynthesis," Ph.D. dissertation, Dept.Inf.T echnol. Elect. Eng., Swiss Federal Inst. Technol. (ETH), Zürich, Switzerland,
- 1998Source:https://www.researchgate.net/publication/34 50947_Corrections_to_A_Universal_Architecture_for_Designing_Efficient_Modulo_Multipliers.
- [9] Kogge,P.,&Stone,H.(1980).Aparallelalgorithmfortheefficientsolutionofageneralclassofrecurrenceequations.IEEETr ansactionsonComputers,C-22(8),831–838.Source:https://www.researchgate.net/publication/220526336_A_Novel_Hybrid_Parallel-Prefix_Adder_Architecture_With_Efficient_Timing-Area_Characteristic.

ABOUTTHE AUTHORS

Smt. Eppili Jayacompleted her B. Tech and M. Tech from Aditya Institute of Technology and Management, Tekkali in 2009 & 2011 respectively. Now she is Pursuing Ph. D at JNTU Kakinada, Andhra Pradesh, INDIA, and working as an Assistant professor at Aditya Institute of Technologyand Management, Tekkali, Andhra Pradesh, INDIA. She has twelve years of working experience inteaching and actively published seven research papers in various international journals.



alsoattendedvariousFacultyDevelopmentProgramstoenhanceherknowledgeinresearchareas.Herrese archinterests are Digital Signal processing, VLSI, and the Internet of Things