

# Journal of Vibration Engineering

ISSN:1004-4523

Registered



**SCOPUS** 



DIGITAL OBJECT IDENTIFIER (DOI)



**GOOGLE SCHOLAR** 



**IMPACT FACTOR 6.1** 



# IMPLEMENTATION OF LOW POWER AND HIGHACCURACY 2D FIR FILTER USING APPROXIMATEMULTIPLIER FOR IMAGE PROCESSINGAPPLICATIONS

Merfeena<sup>1</sup>,ShanubhaMariJero<sup>2</sup>,DyanaChristilda<sup>3</sup>

#### **ABSTRACT**

Themultiplieristhemostimportantarithmeticfunctionalunitinmanyapplications, and since these applications freque ntly call for numerous multiplications, they consume a lot of power. The multipliers in these gadgets are the biggest consumers of electricity. Speed, area, and power are the three key factors that influence the multiplier's performance. If the speed increases, a lot of space is consumed, and the opposite is also true. In this study, we provide a roughly multiplier with excellent accuracy and minimal power. The accuracy of the approximation multiplier is a design parameter for an error-tolerant multiplier (ETM). Compared to existing multipliers, itutilises less space and electricity. When compared to Vedic multiplier, Wallace tree multiplier, and booth multiplier, experimental results demonstrate that the suggested approximation multiplier uses less electricity on average. In this paper, we provide an accurate, error-tolerant multiplier. The suggested approximate multiplier is simulated, synthesised, and targeted on a virtex 6 FPGA device in order to study its performance. Keywords: Approximate multiplier, Real time application, Error tolerant.

#### INTRODUCTION

One of the most potent DSP tools for executing various tasks like filter construction, convolution, FFT, and circularconvolutionisthemultiplier.FIRfilterdesignisoneofthemostoftenutilisedapplicationsinDSP.Incommunication,sig nalandimageprocessing,andembeddedASICs,multipliersarecrucialcomponents.Inmanyapplications,itservesas the most crucial and basic arithmetical function unit. The process of developing multipliers involves a number of processes, and as a result, they take up more space in the hardware, require more energy, and have an impact onperformance. Artificial intelligence, image recognition, and digital signal processing are the applications. These applications require a lot of multiplications, which uses a lot of electricity. Implementing this type of application is difficult due to its highmobile devices. Numerous consumption, especially on studies suggested methodsforloweringamultipliercircuit'spowerusage. The approximation multiplierison emethod used to lower the power methods for lowering amultiplier circuit's powerus age. The approximation multiplier is one methods described by the contract of the contra

<sup>&</sup>lt;sup>1</sup>Student, Department of Electronics and Communication Engineering, Vins Christian College of Engineering, Tamil Nadu,India.

<sup>&</sup>lt;sup>2</sup>Student, Department of Electronics and Communication Engineering, Vins Christian College of Engineering, Tamil Nadu,India.

<sup>&</sup>lt;sup>3</sup>Professor, Department of Electronics and Communication Engineering, Vins Christian College of Engineering, Tamil Nadu,India.

consumption of a multiplier. The approximation multiplier trades of faccuracy in favour of reduced cells ize, timing lag, and increased power consumption.

Two categories can be used to describe the approximate multiplier. The first form involves managing the multiplier'stemporal path. By utilising dynamic voltage scaling, it is accomplished. When a low voltage is provided to themultiplier, the critical route will take longer to complete. As a result, when the time path is violated, the error occursand produces approximations of the intended results. The second type is utilised to redesign the precise multiplier circuits by

the multipliers' operational characteristics. The Wallace tree multiplier, Vedic multiplier, and booth multiplier are a few examples of multipliers. The majority of the previously suggested designs for rebuilding multipliers are inaccurate compressors with minputs and noutputs.

Oneofthedigitalfiltersthatisfrequentlyusedindigitalsignalprocessingapplicationsinnumerousindustries, includingimaging , instrumentation, communications, etc. is the finite impulse response (FIR) filter. The FIR filter may beimplemented using programmable digital signal processors (PDSPs). However, in order to implement a large-orderfilter, numerous intricate calculations are required, which has an impact on the speed, cost, flexibility, etc. of standarddigital signal processors. Any processor's performance will only be influenced by its power and latency. To get a CPUthat works well, the power and delay in any processor should be reduced. The multiplier architecture is the one that isutilised the most in CPUs. Only the efficient processor is produced if the multiplier's power consumption and latencyaredecreased.

#### **LITERATUREREVIEW**

Theapproximatecompressor-based multiplierforimagesproposedby SwathiKrishnaTU*etal*.is15-4.Heemployeda 15-4 approximation compressor that was created using the Xilinx ISE design suite. In applications for imageprocessing,multiplyingoperationscanbecarriedoutwithlesslatency,lesspower,andlessspace.Comparedtoaccuratem ultipliers,approximatecompressor-basedmultipliersofferbettercircuitperformancewiththedrawbacksoferrorrateand averagenormalised errordistancevalues. Butin applications likeimage processing, itisreasonable.

A brand-new approximate multiplier design for digital signal processing is put out by Yue Zhao1 *et al.* He presented anew OR and AND gate-based approximate 4-to-2 compressor in this manner. The space and power consumption canbe significantly reduced with the proposed approximative multipliers. Further testing of the proposed approximatemultipliersisdoneinedgedetectionandimagesharpeningapplications. The PSNR and SSIM findings demonstrat etheapplicability of our suggested approximate multipliers for image processing.

In this paper, Ihsen Alouani1 *et al.* offers a new architecture that uses accuracy as a design criterion and implements arough parallel multiplier utilising heterogeneous blocks. While improving performance and power trade-offs, theproposed heterogeneous multiplier outperforms the tested circuits in terms of output precision. To increase powerefficiency and performance, approximate computing relies on the range of accepted inaccuracy in the calculation process.

RoBA multiplier, an approximation-based multiplier proposed by Reza Zendegani *et al.* is intended for high-speed yetenergy-efficient digital signal processing. Three hardware implementations of the approximation multiplier—one forunsignedoperationsandtwoforsignedoperations—arethetechniqueused.Increaseefficiencyandspeedattheexpense of a slight inaccuracy.

Sana Mazahir *et al.* provides a probabilistic error analysis of a recursive approximate multiplier. The error probabilityanalysis for recursive approximate multipliers with approximate partial products is employed. We obtain precise errorperformanceevaluation.

Kenta Shirane *et al.* recommends designing approximate multipliers with maximal error-awareness. The methodemployed is a methodology for designing a sequence of approximate array multipliers with varying accuracy, area, power, and delay. The results reveal that our developed multipliers outperform existing approximation multipliers intermsofaccuracy-areaefficiency.

Mukesh Kumar Sukla *et al.* proposes a low-power, low-area approximate multiplier with decreased partial products. This work's method proposes a power and area optimised architecture for an error-tolerant multiplier. By applying approximation at the lower level of partial product, at rade-

of f with the error characteristic is made. The increase in a rea and power is accomplished with a probability error (PE) of 50%. Up to 957.854 MHz, the crucial frequency is reached.

Sunghyun Kim *et al.* introduces an approximate multiplier with good performance and low energy consumption forerror-tolerant applications. It is proposed that an approximate binary multiplier be employed for high-performance andenergy-efficient architecture with acceptable error characteristics. The simulation results show that the suggested approximate multiplier can produce considerable improvements in all performance measures while maintaining lowerror metrics.

Weiqiang Liu *et al.* suggests designing and testing approximation logarithmic multipliers for low power error-tolerantapplications. This suggested iterative ALMs (IALMs) method employs a setone adder in both mantissa adders duringaniteration, as wellas lower-part-

oraddersandapproximatemirroraddersforthefinaladdition. The normalised meanerror distance of 16-bit approximation LMs is reduced by up to 18% when compared to traditional LMs with exact units, and the power-delay product is reduced by up to 37%.

Pabithra.S *et al.* offer an analysis of an approximation multiplier utilising a 15-4 compressor for error tolerantapplications.The15-4compressor wasbuiltusinganapproximate5-3compressorapproach.Becauseitconsumeslesspower, about 5-3 compressors are employed in four distinct ways in 15-4 compressor. When compared to the actualmultiplier with a tolerable error rate, approximate multipliers produced better outcomes in terms of power, area, andspeed.Becausetheprojectedmultiplier'slatency wasinverselytied to itsspeed, italsoprovided lowerlatency than the actual one.

#### **EXISTINGMULTIPLIERS**

#### **MULTIPLIERS**

The execution time of multiplication operations is crucial in arithmetic operations, and it is a major factor in a design'sperformance evaluation. As a result, efficient multipliers for speed, power consumption, and area are required. Thesemultipliers are appropriate for a wide range of high-speed, low-power, and compact VLSI applications. A multiplier

isakeybasicbuildingcomponentinthedesignofsystemsthatusedigitalsignalprocessingandotherapplications. Manyacademi cs are always attempting to build multipliers with low power consumption, high speed, and regular structure, so that they take up less space for compact VLSI implementation. Many algorithms have been presented in the past todo multiplication. Each algorithm has its own set of advantages and disadvantages, as measured by their speed, powerconsumption, and circuit complexity.

#### **VEDICMULTIPLIER**

Multipliers are essential components of digital systems and play a key role in digital design. Vedic mathematics is asystemofmathematicalrulesthatallowsformoreefficientspeedapplication. Urdhva Tiryak bhyam Sutras and Nikhilam Sutras areutilised in Vedic multipliers. In our project, the Urdhva Tiryag bhyam Sutraistaken into account in the Vedic multiplication method. Urdhva Tiryag bhyam serves as the fundamental sutraforquick and easy multiplication procedures. The input data is divided into two equal pieces, followed by the cross and vertical product.

#### **VEDICSERIESOFMULTIPLIERS**

Vedic mathematics is an ancient mathematical system that existed in India. Basic arithmetic methods are powerful, straightforward, and logical in this approach. Another advantage is its consistency. These benefits make Vedicmathematics an essential research area. The rules of Vedic mathematics are primarily based on sixteen sutras. UrdhvaTriyakbhyamsutrasand Nikhilamsutrasare employed formultiplication among these sixteen sutras.

When compared to conventional multipliers, Vedic multipliers are considered to be among the best, and UrdhvaTriyakbhyam sutra-based multiplication is more efficient than Nikhilam sutra-based multiplication. Because of its regularity and simplicity, Vedic mathematics is simple to implement on FPGA. All partial products required formultiplication are calculated far in advance of the actual multiplication. This is a significant advantage of this multiplication. BasedonaVedicmathematics technique, the separtial products are joined to generate the final product, result in ginanextremely fast approach. Multiplier designs based on Vedic mathematics are fast and require little power.

Multipliers are fundamental and essential components of a digital signal processor. Multiplication is a critical step inincreasingtheprocessingspeedofdigitalsignal processors. Multiplier blocks are used in convolution, Fast Fourier

transforms, and other transforms. Urdhva Tiryagbhyam is one of the most efficient multiplication procedures in Vedicmathematics.

#### MULTIPLICATIONUSINGVEDICMULTIPLIER

UrdhvaTiryagbhyamiisauniversalmultiplicationformulathatcanbeappliedtoeverycircumstanceofmultiplication. When the Vedic multiplication method is used, the input data is divided into two equal pieces, followed by the crossand vertical product. The graphic below depicts the 4multiplication process utilising Vedic method. Each square blockrepresentsamultiplier

oftwo. The first 22 multiplier 's inputs are A1A0 and B1B0, as indicated. The left most block is a 22 multiplier with A3A2 and B3B2 inputs. The middle two 22 multipliers 'inputs are A3A2 and B1B0, and A1A0 and B3B2.




Fig1.4×4multiplicationoperationusingVedictechnique

S33 S32 S31 S30 is produced by multiplying A3A2 and B3B2.S23 S22 S21 S20 is produced by multiplying A3A2 and B1B0.S13 S12 S11 S10 is obtained by multiplying A1A0 and B3B2.S03S02S01S00isobtainedbymultiplying A1A0andB1B0.

Allpartial products computed by these four blocks are added together.




Fig2.2bitVedicmultiplier

#### **BOOTHMULTIPLIER**

TheBoothmultiplicationmethod isimportantindevelopingsignedmultipliersthatusemultiplier encodersand reducethe number of intermediate products. Multiplier is the fundamental and essential component of an arithmetic unit inhighperformance tasks such as digital signal processing (DSP), digital image processing (DIP), and highperformancecentral processing unit (CPU).

Using a booth encoder to limit the number of partial products created during the multiplication process is a practical and efficient technique of enhancing the multiplier's speed. When using the booth encoding approach, less additions are required than when using the traditional multiplication rule. The Booth Encoder (BE), the Booth Selector (BS), and the adder trees ummation are the three essential components of a conventional Booth Multiplier. The carry look ahead adder is employed in this case. It has been discovered that the netarchitecture generated by the adder and multiplier optimises speed and area by reducing the number of partial products necessary and lowering the required power consumption.

#### MULTIPLICATIONUSINGBOOTHMULTIPLIER

Weconsiderthebitsof l'inthemultiplier, then perform the multiplication operation for those subsequent multiplicand bits, and then display these bits. If the bit is '0,' we obtain zero for the multiplicand bits, which are then displayed in the iteration steps. As a result, multiplication is a lengthy procedure because each bit is multiplied, and the multiplication action takes longer. As a result, regular multiplication requires more time for the multiplication operation where each and every bit is multiplied, resulting in a greater number of iteration steps. The latency increases as the number of iteration steps increases. So, we use a booth multiplier to reduce the amount of iteration steps and downsides. In multiplication, the basic booth multiplier is used for both signed and unsigned bits. In the instance of this multipliershifting procedure, it is done directly incertain cases and indirectly in others. So it is a so phisticated procedure in which ach bit is examined and then shifting occurs in multiplication.




Fig 3. Block diagram of Booth multiplier

The final result comes when the sequence counter approaches zero. As a result, it is considered one of the slowestprocesses to continue and takes a long time to process; as a result, the delay also increases and gradually leads to theincrement of the delay, which then reduces the speed of the multiplier. As a result, electricity consumption rises. Wechoosetheadjustedboothmultiplierafterevaluatingallofthedisadvantages. Whileperforming themultiplication with the boothmultiplier, then umber of iteration steps will belowered.

#### **ARCHITECTUREOFBOOTHMULTIPLIER**

Complement Generator, Booth Encoder, Partial Product, and Carry Save adder are the four components of thearchitecture.




Fig4.Flowchartofboothmultiplier

#### A) COMPLEMENTCOMPARATOR

In the case of this complement comparator, the multiplicand or the given data is used to generate the 2's complement, and the complemented results are obtained. These supplemented results are used when there is are quirement; other wise, the direct result is used in some circumstances according to present as example.

#### **B) ENCODER**

Toperformthemultiplication, the beginning bits are given to the encoder, and then the encoder's applied bits are treated as one bit for the two bits, and finally the multiplication is performed on the bits.

#### C) PARTIALPRODUCTGENERATOR

The decoded bits are obtained at the partial product generator, resulting in the development of fewer partial productsduringnumbermultiplication. As a result, the quantity of partial products is reduced.

#### D) WALLACEMULTIPLIER

The Wallace multiplier also functions as an array multiplier. This multiplier employs half adder and full adder adders. During the multiplication operation, everybitis multiplied by every other bit.

#### E) CARRYSAVEADDER

Because the fast addition of partial products is performed and the result is obtained so quickly, this adder is preferredabove other adders. When compared to regular multiplication, the Booth multiplier finds the operand that functions asmultiplier and does multiplication for the algorithm since it reduces the number of steps while completing addition. In the case of multiplication, the operation is conducted for each bit of the multiplier with the multiplicand, and then the formation of partial products occurs in the appropriate order, followed by the addition of all partial products obtained.

The most intriguing aspect is that the additions made in this multiplication are data dependent, making this a perfectalgorithm. Multiplication of signed numbers is not achievable in the same way that it is for unsigned numbers becausesigned numbers in 2's complement form cannot yield the exact result if the same multiplication technique is used forunsigned numbers. As a result, the booth algorithm is applied, which reduces the final result's sign. Thus, the boothmethod achieveshigh-speedmultiplicationandhasapplicationssuchasdigitalsignalprocessingand radar.

#### **BOOTHALGORITHM**

- 1. Addinga'0'bittotheLSBofthemultiplierandconsideringfromtherightmostofthemultipliertocombinetwobitsfrom therightsideto theleft sideandrespectivemultiplier.
  - 2. 00:11:no operationisperformed.
  - 3. 01:indicate the end of the string 1 sbefore multiplying the partial products.
  - 4. 10:Beginthe stringof1sbyremovingmultiplicandfrom partialproducts.




Fig 5.bitcombiningofboothrecorder

The required method of obtaining results for recognising the highest speed multiplier is to enhance parallelism, whichwas effective in obtaining fewer number of subsequent calculation levels. Likewise, the booth algorithm for a radix-4compares three bits using an overlapping technique. Because this multiplication can minimise the number of partialproducts by half when compared to standard multiplication.




Fig6.Bitpairingasperboothrecorder

Thus, by using three bits, the speed of multiplication can be increased while the number of multiplication steps is cut in half compared to conventional multiplication. Booth multiplication also has several advantages, such as the fact that when three bits are the same, no operation can be performed, reducing the number of adders and the complexity of the multiplier. This multiplier has a distinct operation for successive bit operations and does not require addition and subtraction for each step of multiplication.

Also,themultiplicationofsignednumbersisnotpossibleassameasunsignednumbersbecausethesignednumbersin2'scomple mentformcannotgivetheexactresultifthesameprocessofmultiplicationisappliedforunsignednumbers. That is why booth algorithm is used and deteriorates the sign of the final result. Thus, booth algorithm performs highspeed multiplication and it find itswayin different useslikedigital signalprocessing, radaretc.

#### WALLACEMULTIPLIER

During1965,computerscientistLuigiWALLACEdesignedtheWALLACEhardwaremultiplier.WALLACEmultiplier is a parallel multiplier that has been extracted. It is slightly faster and necessitates fewer gates. The parallelmultiplier employs a variety of techniques. The WALLACE system is a parallel multiplier scheme that effectivelyminimises the number of adder stages required to complete partial product summing. Wallace multiplier is created byreducing the number of rows in the matrix number of bits at each summation stage using full and half adders. Despitethe fact that WALLACE multiplication has a regular and less complex structure, the operation is slower owing to theserialmultiplicationmethod.Furthermore,theWALLACEmultiplierislessexpensivethantheWallacetreemultiplier.As a result, the WALLACE multiplier is created and analysed by taking into account the many techniques of applyingcomplete adders including distinct logic types (a) Wallace Multiplier Implementation (b) The WALLACE multiplieralgorithm isbased on amatrixstructure. Thematrix'spartialproductisproduced in thefirststepby ANDstages.

#### WALLACETREEMULTIPLICATION

The Wallacetree is alengthymultiplication variant. The first step is to multiply one factor's digits (perbit) by the other factor's digits. Each of these partial products has the same weight as the sum of its elements. The weighted sum of all these partial products yields the final product.

As previously stated, the first step is to multiply each bit of one number by each bit of the other, which is performed a simple AND gate, yielding bits; the partial. The partial products of bits am by bn bits have weight  $2^{(m+n)}$  in these condstep.

The resulting bits are reduced to two numbers in the second stage, which is performed as follows: If there are three ormore wiresofthe sameweight, add thefollowing layer: -

- Insert anythreewireswiththeidenticalweights intoacompleteadder. As are sult, for each of the three input wires, an output wire of the same weight and an output wire of greater weight will be produced.
- If you still have two wires of the same weight, put them in a half adder.
- Connect thelastwireto thenextlayer ifthere is just one left.

The final step is to feed the two resulting numbers to an adder, which produces the final

product.Example:

n=4,multiplyinga<sub>3</sub>a<sub>2</sub>a<sub>1</sub>a<sub>0</sub>by b<sub>3</sub>b<sub>2</sub>b<sub>1</sub>b<sub>0</sub>

- 1. First, we multiply everybit by everybit:
  - $\circ \quad weight1 a_0b_0$
  - $\circ \quad weight 2-a_0b_1, a_1b_0$
  - $\circ$  weight  $4 a_0b_2, a_1b_1, a_2b_0$
  - $\circ$  weight8- $a_0b_3, a_1b_2, a_2b_1, a_3b_0$
  - $\circ$  weight  $16 a_1b_3, a_2b_2, a_3b_1$
  - $\circ$  weight32- $a_2b_3$ , $a_3b_2$
  - o weight64-a<sub>3</sub>b<sub>3</sub>
- 2. Reduction layer1:
  - Passtheonlyweight-1wirethrough,output:1weight-1wire
  - O Addahalfadderforweight2,outputs:1 weight-2wire,1weight-4wire
  - Addafulladderforweight4,outputs:1weight-4wire,1weight-8wire
  - Addafulladderforweight8,andpasstheremainingwirethrough,outputs:2weight-8wires,1 weight-16wire
  - Addafulladderforweight16,outputs:1weight-16wire,1weight-32wire
  - Addahalfadderforweight32,outputs:1weight-32wire,1weight-64wire
  - Passtheonlyweight-64wirethrough,output:1weight-64wire

- 3. Wiresat theoutput ofreductionlayer1:
  - weight1 –1
  - $\circ$  weight 2-1
  - $\circ$  weight 4-2
  - $\circ$  weight8 -3
  - o weight16-2
  - weight32–2
  - o weight64–2
- 4. Reduction layer2:
  - Addafulladderfor weight8, and halfaddersfor weights4, 16, 32, 64
- 5. Outputs:
  - weight1 –1
  - $\circ$  weight 2-1
  - $\circ$  weight 4-1
  - $\circ$  weight 8 -2
  - o weight16-2
  - o weight32-2
  - o weight64–2
  - o weight128–1
- 6. Group thewiresinto apairofintegers and an adder to add them.

#### STEPSINVOLVEDINWALLACETREEMULTIPLIERSALGORITHM

- Divideeachbitofoneofthearguments by each bit of the other, getting Noutcomes. The wires carry varying weights depending on the position of the multiplied bits.
- Reduce the amount of partial products to two full adder layers. Divide the wires into two numbers and add them withastandardadder.

#### WALLACETREEMULTIPLIERUSINGRIPPLECARRYADDER

Ripple Carry Adder is a way for doing a bigger number of additions with the carry ins and carry outs that will belinked. As a result, the ripple carry adder employs many adders. To add multiple-bit numbers, a logical circuit can bebuilt utilising numerous complete adders. Cin, the Cout of the previous adder, is input by each full adder. This type of adder is known as a ripple carry adder because each carry bit "ripples" to the next complete adder. Take any threevalues with the same weights and feed them into a complete adder. As a result, the output wire will be the sameweight.

- At the first stage, a partial product is formed after multiplication. The data is collected using threewiresand addedusing adders, and the carry of each stage is combined with the next two data in the same stage.
  - Using the same process, partial products are reduced to two layers of full adders.
  - Atthe finalstage, the sameripple carryaddermechanism is used, yielding product terms p1 to p8.




Fig7.Columncompressionschemefor8x8WallacemultiplierAPPRO

#### **XIMATEMULTIPLIER**

Approximate circuits are considered as an error-tolerant applications that can tolerate some loss of accuracy withimproved performance and energy efficiency. Multipliers are the key arithmetic circuits in many of such applications such as digital signal processing (DSP).

#### ROUNDINGBASEDAPPROXIMATION

Themainideainthe proposed approximate multiplier is to make use of the ease of operation when numbers are two to the power n (2n). To elaborate on the operation of the approximate multiplier, first, let us denote that the rounded numbers of the input of A and B by Arand Brrespectively. The multiplication of A by B is written as

$$A*B=(A_r-A)*(B_r-B)+A_r*B+B_r*A-A_r*B_r$$
(1)

The key observation is that the multiplications of Ar\*Br,A\*Br and Ar \*Br may be implemented just by the shiftoperation. Thehardware implementation of (Ar-A)\*(Br-B), however, is rather complex. The weight of this term in the final result, which depends on the differences of the exact numbers from their rounded ones, is typically small. Hence, we propose to omit this part from equation 1, helping simplify the multiplication operation. Hence, to perform the multiplication process, the following expression is being used

$$A*B = (A_r*B) + B_r*A - A_r*B_r \tag{2}$$

Thus, one can perform the multiplication operation using three shift and two addition/subtraction operations. In thisapproach, thenearest values for Aand Binthe form of 2n should be determined. When the value of A(orB) is equal to the 3\*2p-2 (where p is an arbitrary positive integer larger than one). It has two nearest values in the form of 2n with equal absolute differences that are 2P and 2p-1. While both values lead to the same effect on the accuracy of the proposed multiplier, selecting the larger one (except for the case of p=2) leads to a smaller hardware implementation for determining the nearest rounded value, and hence, it is considered in this paper. It originates from the fact that he

numbers in the form of 3\* 2p-2 are considered as do not care in both rounding up and down simplifying the process, and smallerlogicexpressions may be achieved if the yareused in the rounding up. zero).

Intheproposed equation, Ar[i] is one intwo cases. In the first case, A[i] is one and all the bits on its left side are zero while A[i-1] is zero. In the second case, when A[i] and all its left-side bits are zero, A[i-1] and A[i-2] are both one. Having determined the rounding values, using three-barrel shifter blocks, the products Ar\*Br, A\*Br and Ar\*Br are calculated. A single 2n-bit Brent-Kung adder is used to calculate the summation of Ar\*Br, A\*Br. output of this adderand the result of Ar\*Br are the inputs of the sub tractor block whose output is the absolute value of the output of the proposed multiplier. Finally, if the sign of the final multiplication results hould be negative, the output of the subtractor will be egated in the signs et block. To negate values, which have the two scomplement representation, the corresponding circuit based on x+1 should be used.

Toincreasethespeedofnegationoperation, one may skip the incrementation process in the negating phase by accepting its associated error. The significance of the error decreases as the input widths increases. If the negation is performed exactly (approximately), the implementation is called signed MRoBA (SMRoBA) multiplier [approximate SMRoBA(ASMRoBA) multiplier]. In the case where the inputs are always positive, to increase the speed and reduce the

powerconsumption, the sign detector and signs et blocks are omitted from the architecture, providing us with the architecture call ed unsigned MRoBA (UMRoBA) multiplier. Shifted to left to generate the final output, an approximate 44 WTM has been proposed that uses an inaccurate 4:2 counter. In addition, an error correction unit for correcting the rewritten as outputs has been suggested.


To construct larger multipliers, these 44 inaccurate Wallace multipliers can be used in an array structure. Approximatemultipliers are based on either modifying the structure or complexity reduction of a specific accurate multiplier and performing the approximate multiplication through simplifying the operation.

#### **PROPOSEDMULTIPLIER**

#### **PROPOSEDAPPROXIMATEMULTIPLIER**

We will discuss the differences between the traditional and proposed multiplication flows in this section. Then we present our proposed error correction and high accuracy 4-2 compressor circuit. It then adjusts the multiplier by employing dynamic input truncation. The overall design of our suggested approximate multiplier is introduced in Atlast.

# PROPOSEDFLOWOFAPPROXIMATEMULTIPLIER






Fig8.(a)traditional(b)proposed multiplication flow

This diagram depicts the general customary flow for multiplication that yields an accurate result. The accurate partialproducts are first formed using two input AND gates, and then compressed using precise compressors. Finally, tocompress the results, the accurate adders sum the compressed partial products. The (b) section of the above figuredepicts the projected flow for the proposed approximate multipliers. The steps of creating partial products and compressing the partial products distinguishtraditional multiplication from proposed multiplication.

#### DYNAMICINPUTTRUNCATION

Dynamic input truncation is a technique for adjusting the accuracy and necessary power. We propose a dynamic inputtruncation strategy that uses the and gate to achieve the adjustable approximate multiplier. The trunc signal conservespower by reducing the PPD in multiplication to zero. Each bit of an 8 8 multiplier corresponds to 8 bits of themultiplicand; thus, we propose to cut hardware costs by sharing gates with an extra AND gate.




Fig 9. structure of truncated

#### multiplierTHEPROPOSEDTECHNIQUEOFAPPROXIMATEMULTIPL

**IER** 




Fig10.Anapproximatempltiplicquiththeproposaltechnique

The figure above depicts an approximation of a multiplier using the proposed technique. Even though the multiplier'sinput width is limited to 8 bits, the proposed technique can be expanded to larger multipliers. There are three steps inthe proposed approximation multiplier. In the first stage, each partial product is generated by two 2-input AND gates, as previously shown, with the gate sharing technique used to cut hardware costs even further. The precision of theresulting partial productcanbedetermined using theshortened signal, depending ontheneeds.

In our proposed approximate multiplier, we design a 4-bit truncated signal with each bit controlling more than onepartial product column, which we call the "3-4-4-4 partition," specifically, each bit from MSB to LSB, corresponding to the colourskhaki, skyblue, green, and black in Stage 2.

The way the columns are partitioned provides different possibilities for regulating trunc signals, allowing users todynamically adjust the recommended multiplier based on their needs. We ran several experiments to test several partitions, and the results reveal that the 3-4-4-4 partition, as well as the 3-3-3-3 partition, both maintain a goodcombination of power savings, accuracy, and area overhead. The finer the partition, the more flexible the control overthe amount of power saved and accuracy losses. However, it will suffer from large area overhead in exchange. As aresult, weadoptthe 3-4-4-4 split throughout all tests.

#### **2DFIRDIGITALFILTER**

The 2DFIR filtering is also called a slinear spatial filtering. It is designed using 2D convolution.

whereklandk2arethepicture'sdimensionsinpixels,h(kl,k2)arethefiltercoefficients,x(m,n)istheoriginalimage,andy(m,n)isthefilteredimage. Figure ldepicts the direct formstructure of a 2DFIR filter with N=4. To create 2DFIR filters in hardware, three basic elements are required: an adder, a multiplier, and a delay element. The multiplier has the greatest influence on speed, area, and power of the sethree factors. The multiplier's speed determines the execution time and speed of the FIR filter processor.

However, the majority of existing architectures are fundamentally based on the traditional multiplier-based design,resultinginhardware-

expensivemultipliers as well as excessive energy usage. Because of these performance limitations, they are typically in appropriate for embedded systems with severe energy efficiency requirements.

The number of multiplications completed in a unit of time is used to determine the performance of the microcontrolleranddigitalsignalprocessor. As a result, selecting a high-

speedmultiplierincreasestheperformanceofthe2DFIRfilter. The goal of this project is to create a 2D FIR filter using Vedic Mathematics. Many prior studies concentrated on theimplementation ofFIRfiltersusing various multipliers.




Fig11.2DFIRfilterforimageprocessingapplications

#### RESULTSANDDISCUSSION

Low power, high speed, and space efficient circuits are preferred for multipliers in the VLSI era. Arithmetic circuits, adders, and multipliers are essential in the design of any signal processing of medical imaging applications. The performance of the adders and multipliers has a significant impact on the overall performance of the circuits. For high-performance applications, efficient adder and multiplier circuits are required. We offer a speed, area, and power efficient approximate multiplier architecture that is appropriate for signal processing, multimedia processing, machine learning, scientific computing, and other applications in this work.

This paper proposes an approximate multiplier with error tolerance. When compared to the Vedic multiplier, boothmultiplier, and Wallacemultiplier, the approximation multiplier is more efficient with less power, delay, and area. The proposed approximate multiplier is developed using Xilinx ISE and virtex-4 FPGA to investigate its performance. The results are compared to existing multipliers such as the Wallace tree multiplier, the booth multiplier, and the Vedic multiplier.

Attributes	Wallace tree multiplier	Boothmul tiplier	Vedicmul tiplier	Proposedap proximate multiplier
No. of sliceLUTs	96/53200	33/53200	124/53200	29/53200
Pathdelay in ns	11.954	5.400	14.739	4.828
Powerin W	13.693	7.231	14.232	7.156

Table 1. Comparison of proposed approximate multiplier with existing multiplier

The area consumed by the multiplier is determined by the number of slices LUTs occupied by the FPGA. The delay ismeasured in nanoseconds. The results reveal that the suggested approximate multiplier is more efficient than the othermultipliersintermsoflatency, area, and power. When compared to the present multipliers, the utilisation of slice LUTs is also equite low.




Fig 18. schematic of Wallace tree multiplier

 $The above\ figures hows that the schematic diagram of Wallace tree multiplier$ 




Fig19.schematicofboothmultiplier

The above figures how sthat the schematic of the booth multiplier




Fig20.Simulationofboothmultiplier

Theabove figureshowsthatthesimulation of the boothmultiplier




Fig21.SchematicofVedicmultiplier

The above figure shows that the schematic of the Vedic multiplier




Fig22. Simulation waveform for boothapproximate multipliers

Theabovefigureshowsthatthesimulationwave formforthebooth approximatemultiplier.

#### **CONCLUSION**

In this work, we discovered that the approximation multiplier outperforms the Wallace tree multiplier, the Vedicmultiplier, and the booth multiplier. Image processing programmes make use of multipliers. The suggested multiplieriswritteninVerilogHDL,synthesisedwithXilinx,andsimulated.Whencomparedtotheothermultipliers,thefinding sdemonstrate a significant improvement in terms of speed, power, and area. The reduction in power consumptionachieved by approximate multipliers can have significant benefits, especially in energy-constrained systems such asmobile devices or battery-powered applications. Lower power consumption leads to longer battery life, increased efficiency, and reduced heat dissipation, which can enable the development of more compact and portable devices. Overall, approximate multipliers offer a promising approach to achieving low power consumption while maintaining acceptable levels of accuracy in various computing systems. Continued research and advancements in approximation techniques can further enhance their capabilities and broadentheir application

#### REFERENCES

- [1] W. Liu, J. Xu, D. Wang, C. Wang, P. Montuschi and F. Lombardi, "Design and Evaluation of ApproximateLogarithmicMultipliersforLowPowerError-
- Tolerant Applications, "in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 9, pp. 2856-2868, Sept. 2018.
- [2] K.C.Pathak, A.D.Darjiand J.N.Sarvaiya, "Lowpower Daddamultiplierusing approximateal most fulladder and Majoritylo gic-based adder compressors," 2022 IEEE Region 10 Symposium (TENSYMP), Mumbai, India, 2022, pp. 1-6.
- [3] S.Mazahir, O.Hasan, R.HafizandM.Shafique,"ProbabilisticErrorAnalysis ofApproximateRecursiveMultipliers, *"inIEEE TransactionsonComputers*, vol.66,no. 11,pp.1982-1990,1 Nov.2017.
- [4] Y. Zhao, T. Li, F. Dong, Q. Wang, W. He and J. Jiang, "A New Approximate Multiplier Design for Digital SignalProcessing,"2019 IEEE13thInternationalConferenceon ASIC(ASICON), Chongqing, China, 2019, pp. 1-4.
- [5] M. K. Sukla, K. Sethi and A. K. Panda, "Low-power and Area Efficient Approximate Multiplier with ReducedPartialProducts," 2020 IEEE VLSIDEVICE CIRCUITAND SYSTEM (VLSIDCS), Kolkata, India, 2020, pp. 181-186.

- [6] R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha and M. Pedram, "RoBA Multiplier: A Rounding-BasedApproximateMultiplierforHigh-SpeedyetEnergy-
- EfficientDigitalSignalProcessing, "inIEEETransactionsonVeryLarge-ScaleIntegration(VLSI)Systems, vol.25,no.2,pp.393-401,Feb.2017.
- [7] I. Alouani, H. Ahangari, O. Ozturk and S. Niar, "A Novel Heterogeneous Approximate Multiplier for Low Powerand High Performance," in *IEEE Embedded SystemsLetters*, vol.10,no. 2,pp.45-48,June2018.
- [8] S.KimandY.Kim,"High-performanceandenergy-efficientapproximatemultiplierforerror-tolerantapplications,"2017 *InternationalSoCDesign Conference(ISOCC)*, Seoul, Korea (South), 2017, pp. 278-279.
- [9] A. Mehta, S. Maurya, N. Sharief, B. M. Pranay, S. Jandhyala and S. Purini, "Accuracy-configurable approximatemultiplier with error detection and correction," *TENCON 2015 2015 IEEE Region 10 Conference*, Macao, China, 2015, pp.1-4.
- [10] S. Pabithra and S. Nageswari, "Analysis of Approximate Multiplier Using 15-4 Compressor for Error TolerantApplication,"
- 2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT), Kannur, India, 2018, pp. 410-415.
- [11] A. G. M. Strollo, E. Napoli, D. De Caro, N. Petra and G. D. Meo, "Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers," in IEEE Transactions on Circuits and Systems I: RegularPapers,vol.67,no.9,pp.3021-3034,Sept.2020.
- [12] K.Shirane, T.Yamamoto, I.Taniguchi, Y.Hara-Azumi, S.Yamashitaand H.Tomiyama, "Maximum Error-Aware Design of Approximate Array Multipliers," 2019 International SoC Design Conference (ISOCC), Jeju, Korea (South), 2019, pp. 73-74.
- [13] T.U.SwathiKrishna, K.S.Riyas, Y.Premsonand R.Sakthivel, "15-
- 4ApproximateCompressorBasedMultiplierforImageProcessing,"
- 20182ndInternationalConferenceonTrendsinElectronicsandInformatics(ICOEI), Tirunelveli, India, 2018, pp. 671-675.
- [14] F.-Y.Gu,I.-C.LinandJ.-W.Lin,"ALow-PowerandHigh-
- AccuracyApproximateMultiplierwithReconfigurableTruncation,"in IEEE Access, vol. 10, pp. 60447-60458, 2022.