



Scopus® doi

Journal of Vibration Engineering

ISSN:1004-4523

Registered



SCOPUS



GOOGLE SCHOLAR



DIGITAL OBJECT
IDENTIFIER (DOI)



IMPACT FACTOR 6.1



Our Website
www.jove.science

Design of PD-PWM Based Asymmetrical 15-Level Reduced Switch Multilevel Inverter for PV Applications

K.HARINATHREDDY¹,S.LIKHITHA²,K.KRISHNAPRIYA³,
N.CHINNAASWATH⁴,A.LOKESHREDDY⁵

¹Assistant professor, Department of Electrical and Electronics Engineering, Annamacharya Institute of Technology and Sciences (AITS),Rajampet.

^{2,3,4,5}Student of Electrical Engineering, Annamacharya Institute of Technology and Sciences (AITS), Rajampet.

ABSTRACT: This paper presents a new single-phase, 15-level inverter for solar photovoltaic (PV) applications. It features fewer components and can be used to extract more energy from the modules. The proposed inverter can help improve system efficiency and lower costs. The proposed converter can be used to boost the output voltage of the solar PV modules from the MPPT to the maximum level. It is tested using the SPACERT II 104 controller and the software packages Simulink and MATLAB. The results of the study demonstrate that the proposed device can perform well under different load conditions.

keywords: Solar photovoltaic (PV) inverter, MPPT, converter, total harmonic distortion (THD).

1. INTRODUCTION

Because of the vast usage of the fossil fuels, there is a sharp decrement in the availability of fossil fuel resources. To meet the day-to-day requirements of electricity, it is time to shift to other renewable energy sources. With the advancements in solar energy, the control techniques of grid connected inverters has been deploying from the few years. In order to obtain the above mentioned features, a multilevel inverter with minimum number of switches can be implemented to get a smooth sine wave. MLI's is widely used in high power applications such as large induction drive, UPS systems and FACTS systems.

Required output will be obtained from several level of dc links that are used in the circuit. Most commonly there are three different types of multilevel inverter topologies [1]-[2] used and they are Diode-clamped MLI's, Flying capacitor MLI's and Cascaded H-Bridge MLI's. Basically, three control techniques are available for controlling the grid connected multilevel inverters and those are Carrier wave comparison technique, Hysteresis loop control technique and predictive control technique. The widely used technique is the carrier wave comparison control, which tracks the output current by using a PI Controller [3]. But, it fails in reducing the steady-state error between the target current and the original current. The simplest control technique is the hysteresis loop control technique and it has the advantage of having good robustness [4]-[6], but it has high ripple content in the output current, which may increase the losses and thereby reducing the efficiency of the system. The another major drawback is the unstable switching frequency. Model Predictive control is the main branch of Predictive control techniques. A model has to be established for the system in MPC [7]-[12]. Depending upon the designed model, the upcoming values of the variables can be predicted. Based on the comparison of the predicted values and the required reference values, the control action at this present moment will be taken. MPC structure is very simple for designing and modelling. Predictive control mode can be implemented on a digital signal processor and its output has small distortions in the current and harmonics are minimized.




FIGURE 1. Proposed system configuration.

1. CONFIGURATION OF PROPOSED SYSTEMS

Figure 1 depicts the proposed Solar PV Arrays-based converter boost converter with an integrated inverter. Cascaded or parallel photovoltaic cells must be connected based on whether higher voltage or current is required. They are built to last and can withstand the harshest environmental conditions. This Solar PV cell design is accomplished by simulating natural environmental conditions, which are then processed to produce the Irradiance vs Time graph and the Temperature vs Time graph, both of which have been simulated for ten seconds. A solar cell can be represented as a current source connected in parallel to a diode, with the output of the current source being directly proportional to the amount of light falling on the cell. The diode thus defines the VI characteristics of the cell. It cannot use this model to simulate reality because it lacks other external factors besides sunlight. These, however, can be solved by increasing complexity and accuracy. The diodes are then connected in parallel with two distinct sets of saturation current. Consider the temperature dependence of the diode and its saturation current connected with a series of resistances in this programme.




FIGURE2. MPPT flowchart.

The quality of the output of a power-producing device is determined by its ability match the curve. This is because, unlike other facilities, renewable sources can't be easily controlled. They have various external factors that can affect the output, which is why algorithms

are developed to ensure that the power supply is always regulated. This case involves the implementation of a modified version of the algorithm known as the maximum power point tracking. This electronic boost converter is used in combination with a solar cell array to provide the best possible power output. This model was chosen to study the scope of work and the various aspects of a project in the context of the development of a tracking algorithm for real-time radiation therapy. It takes into account the various peak power points of the system and compares them to the strategies and configurations that can be used to achieve the best possible results. The conventional DC to DC converter is necessary because the voltage generated by renewable sources is extremely low and difficult to regulate. As a result, these converters assist the system in reaching the required voltage level for long-term practical operation. C and L are the names given to the capacitor and inductor with values of 3.2nF and 94.22uH, respectively.

TABLE1. System variables.

Item	Parameters
VPV	115V
V _o	400V
f _s	100kHz
Capacitor	3.2nF
Inductor	94.22uH
Duty ratio	71.25%
IGBT	CM75DU-12, 600V, 75A
dSPACE RTI Controller	1104





FIGURE3. Converter and solar PV output waveforms from simulation.



It acts as a gate pulse to the boost converter, which in turn acts as a gate to the system's maximum power point tracker. To measure the current and voltage of the device, set up an ammeter and a voltmeter. Then, boost the converter and add a snubber circuit, which has a resistance of 100, by setting the capacitor's maximum

man in finite values. After 0.019 seconds, the boost voltage of the converter, which is 400 volts, is generated. $V_o = \frac{V_{pv}}{(1-D)}(1)$
 The sources for the proposed system are taken into account by the PV simulator 5kW & 8A. The converter's simulation and experimental results are displayed in Figures 3–4 for solar PV. Increased DC-linking voltage from solar PV is possible with the boost converter. The obtained DC-link voltage can be fed into the proposed inverter, which will generate an AC stepped waveform.




FIGURE 5. Proposed topology of 15 levels.

TABLE 2. Switching states for 15L-MLI

1	S2, S3, S5, S7
2	S2, S3, S5, S8
3	S1, S3, S7, S5
4	S1, S3, S5, S8
5	S2, S3, S6, S7
6	S2, S3, S6, S8
7	S1, S3, S6, S7
8	S2, S4, S5, S7
9	S2, S4, S5, S8
10	S1, S4, S5, S7
11	S1, S4, S5, S8
12	S2, S4, S6, S7
13	S2, S4, S6, S8
14	S1, S4, S6, S7
15	S1, S4, S6, S8

1. PROPOSED 15-LEVEL MLI

A new 15-level inverter shown in Figure 5 is based on a boost converter's DC-link voltage. It features eight switches and three DC sources. The design of the proposed inverter takes into account the strategy of keeping short circuits out of the path of current. The initial level can be achieved by switching the switches S2, 3, S5, S7, and S8 in a closed path. The total voltage of the system is calculated by taking into account the blocking voltage of the switches. In the second mode, the switches S8, S2, and S3 are conduction. These are chosen to avoid short circuits, and even the sum of the lower the blocking voltages of a semiconductor switch, the lower its cost-effectiveness and the TSV. Table 1 shows the selection patterns of switches up to 15 levels, and these are chosen based on the conditions. The overall loop of the switch conduction helps in reducing the voltage across the switches and improving the efficiency of an inverter.

In order to generate 15 levels of output voltage, an inverter is proposed with asymmetrical DC input sources in a 1:2:5 ratio. Source voltages are taken as $V_{dc} = V_1 = 57.15V$, $V_2 = 114.3V$, and $V_3 = 285.75V$, respectively, as shown in Table 2. Gate pulses are generated using the staircase PWM technique. In mode 1, the number of $V_2 + V_3$ switches that are ON while the other switches are OFF determines the output voltage.




FIGURE 6. Case-1 for the 15MLI




FIGURE7.Case-2forthe15MLI.

The output voltage in mode-2 is $V_1 + V_2 + V_3$, the S_2, S_3, S_5, S_8 , and S_9 switches are ON, and the remaining switches are OFF. In mode-3, the S_1, S_3, S_7 , and S_5 switches are ON, while the remaining switches are OFF, and the output voltage is V_3 . In mode-4, the output voltage is the number of $V_1 + V_3$, the S_1, S_3, S_5 , and S_8 switches are turned on, and the remaining switches are turned off. In mode-5, the output voltage equals $V_1 + V_2$, the S_2, S_3, S_6, S_7 switches are turned on, and the remaining switches are turned off. The output voltage of the S_2 and S_3 switches is equal to V_2 . The other switches are turned on and off. In mode 6, the output voltage of the S_6 and S_8 switches is equal to V_2 . In mode 7, the output voltage of the S_1 and S_3 switches is equal to V_1 . The remaining switches are also turned on. In mode 8, the output voltage of the S_2 and S_4 switches is ON, while the other switches are off. The S_2, S_4, S_5, S_8 and other switches are ON in mode 9, while the others are off. In mode 10, the S_1, S_4, S_5, S_7 and other switches are ON, while the others are off. In mode 11, the S_1, S_4, S_5, S_8 and other switches are ON, while the others are off. The output voltage is $-(V_1 + V_3)$ in mode-12, with the S_2, S_4, S_6, S_7 switches ON and the remaining switches OFF. In mode-13, the S_2, S_4, S_6, S_8 , and S_{10} switches will be ON, while the remaining switches will be OFF; the output voltage is $-V_3$. The output voltage is $-(-V_1 + V_2 + V_3)$ in mode-14, with the S_1, S_4, S_6, S_7 switches ON and the remaining switches OFF. In mode-15, the S_1, S_4, S_6 , and S_8 switches are turned on, while the remaining switches are turned off, and the output voltage is $-(V_2 + V_3)$. All operational modes are depicted in Fig. 6 to Fig. 21 based on the conduction of switches and the expected waveform.

A. CIRCUITPARAMETERSDESIGN

The oversimplified questionnaires below can be used to calculate the suggested inverter circuit parameters, such as the number of levels (NL), number of switches (NSW), number of DC sources (NSDC), and peak output voltage (VOP).

$$NSDC = n \quad (2)$$

$$NSW = (2nk_1 + 1) + (2nk_2 + 1) + \dots + (2nk_j + 1) \quad (3)$$

$$NL = (2nk_1 + 1 - 1) + (2nk_2 + 1 - 1) + \dots + (2nk_j + 1 - 1) \quad (4)$$

$$VOP = ((2nk_1 + 1 - 2)/2 + (2nk_2 + 1 - 2)/2 + \dots + (2nk_j + 1 - 2)/2) \times V_{dc} \quad (5)$$

Where n and k represent the proposed inverter's sources and modules, respectively. Equations (2), (3), (4), and (5) are solved for the parameters with $n=3$ and




FIGURE12.Case-7forthe15MLI.




FIGURE13.Case-8forthe15MLI.




FIGURE14.Case-9forthe15MLI.




FIGURE15. Case-10forthe15MLI.




FIGURE16. Case-11forthe15MLI.

$k=1$ and $V_{dc}=V_1=57.15V$, respectively. The $N_{SDC}=3$, $N_{sw}=(2^{3+1})=8$, $N_L=(2^{3+1}-1)=15$, and




FIGURE17. Case-12forthe15MLI.




FIGURE18. Case-13forthe15MLI.




FIGURE19. Case-14forthe15MLI.




FIGURE20. Case-15forthe15MLI.

$V_{OP} = \left(\frac{2^{3+1}-2}{2} \right) * 57.15 = 400.05V$. The proposed inverter was implemented using two basic modules ($k=2$) to generate a 29-output voltage level.

B. RESULTS ANALYSIS

Using MATLAB/Simulink simulation and the SPACERTII1014 Controller for experimental validation, the suggested inverter was verified as shown in Fig. 34. The output waveforms and THD of this simulation are displayed in Figures 22–27. The high power CM75DU-

Journal of Vibration Engineering (1004-4523) || Volume 24 Issue 7 2024 || www.iove.science

12HIGBTswith000V&75A ranges are used for the experiment, along with the VS simulator, 3kVA & 8A sources. The DSP AC controller generates gate pulses by employing the TLP250 driver technique of the staircase PWM.




FIGURE21. The predicted 15MLI waveform.




FIGURE22. The 15MLI's single-cycle output waveform.

Single-phase loads with a resistance of 100 ohms, 175 mh, and 0.5 HP and a power factor of 0.75 were utilized for the simulation and experiment, respectively. The source voltages used are $V_{dc} = V_1 = 57.15V$, $V_2 = 114.3V$, and $V_3 = 285.75V$ in order to obtain the maximum peak output voltage $V_0 = 400.05V$. The robustness of the proposed 15-level inverter is analysed with linear and non-linear loads.

As per Figs. 28 and 29, the experimentally obtained output power, output voltage, and output current for the proposed inverter with linear loads are $P_o = 782.55W$, $V_0 = 400.05V$, $I_o = 4A$, $V_{rms} = 277.5V$, and $I_{rms} = 2.82A$. In Fig. 30, the inverter's performance and effectiveness are confirmed with a motor load (non-linear) using the output voltage and current ($V_0 = 400.05V$, $I_o = 6.5A$). The dynamic load is used to test and incorporate swaps from linear to nonlinear. The suggested inverter achieves the maximum system peak output voltage of 400V and keeps a stable output during dynamic load changes, as shown in Figs. 31 and 32. According to IEEE standards, the efficiency is 95.237%, and the experimental THD is 4.41%. To enhance power quality, the proposed inverter can be linked to the grid and FACTS.





FIGURE23. The 15MLI's two-cycle output waveform.






FIGURE25. Waveform of the 15MLI experiment




FIGURE26. Prototypemodel of 15MLI.

TABLE3. Levels vs Modulation Index.

MI (Modulation Index)	L (Number of Levels)
0.14	3
0.29	5
0.43	7
0.57	9
0.71	11
0.86	13
1.00	15




FIGURE27. Levels vs Mlof 15MLI.

1. CONCLUSION

This paper proposes a new type of 15-level inverter for use in solar PV systems. It uses a boost converter to generate an AC output voltage. The proposed inverter has fewer components and low total harmonic distortion. A proposed inverter uses eight insulated-gating bipolar transistors, which are triggered by a pulse-width measurement technique known as the staircase modulation technique. It has high efficiency, lower losses, and low harmonic distortion. Compared to multilevel models, this design offers significant reduction in complexity and stress. The design of the proposed inverter was tested with different types of load conditions, such as non-linear and linear loads. It was able to maintain stable performance under dynamic conditions, which makes it suitable for applications.

REFERENCE

- [1] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A new multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 58584–58594, 2019.
- [2] A. Salem, H. Van Khang, K. G. Robbersmyr, M. Norambuena and J. Rodriguez, "Voltage Source Multilevel Inverters With Reduced Device Count: Topological Review and Novel Comparative Factors", in *IEEE Transactions on Power Electronics*, vol. 36, no. 3, pp. 2720-2747, March 2021.
- [3] A. Poorfakhraei, M. Narimani and A. Emadi, "A Review of Modulation and Control Techniques for Multilevel Inverters in Traction Applications", in *IEEE Access*, vol. 9, pp. 24187-24204, 2021.
- [4] C. Dhananjayulu, D. Prasad, S. Padmanaban, P. K. Maroti, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of seventeen level inverter with reduced components," *IEEE Access*, vol. 9, pp. 16746-16760, 2021.
- [5] Niviya Varghese, Rabiya Rasheed, "Design of a New Five Level MLM based Multilevel Inverter", *2020 IEEE International Power and Renewable Energy Conference*, pp. 1-6, 2020.
- [6] M. K. Das, A. Sinha and K. C. Jana, "Hybrid Multilevel Inverter with Reduced Switches Topology," *2018 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON)*
- [7] P. Omer, J. Kumar and B. S. Surjan, "A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress," *2018 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON)*
- [8] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano and G. Panda, "Recently Developed Reduced Switch Multilevel Inverter

- [9]. H. A. Adoni, A. Khorsandi, B. Eskandari and J. S. Moghani, "A New Reduced Switch Multi-level Inverter for PV Applications," 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC).
- [10]. V. S. P. K. S. Peddapati and S. V. K. Naresh, "A Single Phase Seven-level MLI with Reduced Number of Switches Employing a PV Fed SIMO DC-DC Converter," 2020 IEEE Students Conference on Engineering & Systems (SCES) .

