

Journal of Vibration Engineering

ISSN:1004-4523

Registered



SCOPUS



DIGITAL OBJECT IDENTIFIER (DOI)



GOOGLE SCHOLAR



IMPACT FACTOR 6.1



Journal of Vibration Engineering(1004-4523) | Volume 22 Issue 4 2022 | www.jove.science DelayReductioninThreeoperandbinaryadder

GOWSHAMEEDS

Department of ECEManakulaVinayagarInstitut eof

> Technology Puducherry,India

ILANCHEZHIYANS

Department of ECEManakulaVinayagarInstitut eof

Technology Puducherry,India

GITHENDRAV

Department of ECEManakulaVinayagarInstitut eof

> Technology Puducherry,India

CHANDRUK

Department of ECEManakulaVinayagarInstitut

> Technology Puducherry,India

Abstract— Today's world places a high value on a processor'sability to operate its arithmetic logic units delay inprocessingan outputisusedtogaugetheefficiencyoftheArithmetic Logic Units (ALU). Addition is the fundamental operational unit of all arithmetic logic units (ALUs). So, usingparallel prefix three adders, binary operand which more efficient than other adders and the Propagator generator, whi ch has a great delay performance, we have presented anadditiontechniqueinthisstudy. The suggested adder outperfor ms the current three operand parallel prefix adder intermsofhardwareefficiency(1.1534)anddelayefficiency(1.0729 1).

I. INTRODUCTION

Making a high speed parallel prefix three operandbinary adder is the major goal of this paper. The three-operandbinary adder is the fundamental functional component used in many cryptography and pseudo random bit generator (PRBG) techniques, as well as other applications, to carry out modular arithmetic. (Carry Save Adder), of tenknown as CS3A, is the most popular technique for performing three-operand addition. The most commonly used parallel prefix three-operand binary adders are Brent-Kung adder, Ladner Fischer adder, propagator-

generatoradderarethemostcommonlyusedparallelalgorithms.

Hybrid adder is the name of the proposed adderalgorithmforanovel,high-speedthree-operandadder.Using Very High Speed Hardware Description Language(VHDL), the proposed adder was created. It is simulated with the help of Altera Quarts II 8.0 which is an Electronic Design Automation tool. Thus the synthetization is verified for the performance in Altera ACEX1K:EP1K50TC0144-3.The results and the comparison have been discussed in the upcoming content.

II. WHATISTHREE OPERANDBINARYADDITION

The fundamental building block for carrying out allhigher level to lower level operations is the three operandbinary addition. (Han-carlson) adder is the fast and efficientmethodforaddingtwobinarynumbersinparallel. Theo peration of addition in Han Carlson adder is performed with involvement of two individual two operand additions. Eventhough this adder algorithm is considered to be a stermethod in three operand addition. It is in efficient for higher

bit rates as it is similar to that of an operating algorithm ofbasicripple-

carryadder(RCA).Toovercometheabovementioned delay issues in the Han-Carlson adder variousthreeoperandbinaryadditionandsoon.



Fig 1.Modesofoperation

III. BASICELEMENTS OFPARALLELPREFIXADDER

A. Greycell

Agreycellisthefundamentalblockusedinparallel prefix addition logic. And it consist of a ANDand OR gate. It has one output and three inputs. It is areusable part that, by permitting many instantiations invarious designs, improves modularity and cuts down ondesigntime. In general, greycells are acrucial component of the VLSI design technique, allowing forthequick and efficient development of intricate integrated circuits.

$$G_{i:j}=G_{i:k}(OR)P_{i:k}(AND)G_{k-1:j}$$




Fig 2(a). Greycell

B. Blackcell

Ablackcellisanotherfunctionalbuildingblockinparallel prefix addition logic. And it consist of two ANDgates and one OR gate. It is the combination of AND andOR gates. It has the pin configuration of four inputs and twooutputs. It is the integrating of greycell with a AND logic.

Journal of Vibration Engineering(1004-4523) | Volume 22 Issue 4 2022 | www.jove.science

InwhichtheoutputofAND

logicispropagationindex($P_{i:j}$). And the output from the grey cellisgenerator($G_{i:j}$).

$$G_{i:j}=G_{i:k}(OR)P_{i:k}(AND)G_{i:k}$$

 $_{1:j}P_{i:j}=P_{i:j}(AND)P_{k-1:j}$





Fig 2(b).Blackcell

IV. PARALLEL PRIFIXADDER

The concept behind the prefix adder is parallel prefixcomputation, which includes creating prefix sums concurrently for a set of input data. The prefix adder computes the sum of two binary values in the case of addition by first producing a collection of partial sums and then merging them to yield the complete total. Prefix adders are superior to other types of adders in a number of ways, including quicker addition times and improved scalability for larger operands. It is frequently employed in high-performance arithmetic circuits, including those in microproces sors, digital signal processors, and other digital systems. The Ladner Fischer Adder, the Brent-Kung Adder, and the Propagator Generator are a few examples of prefix adders.

A. LadnerFischerAdder

A quick way to add binary integers is to use the Ladner-Fischer adder, also referred to as the carry-skip adder. Thesystem blocks the integers and adds separately inside eachblock. The calculation of the carry bits between the blocks is done in parallel, which cuts down on processing time. To avoid carry bits, the method uses block adders, a carry generator, and a carry skip network. This method expedites adding but necessitates more intricate circuitry.



B. Brent-kungAdder.

Brent introduced Brent -Kung. Maximum logic depth isachieved by Brent-Kung adders, although they have fewinterconnectsandlittlespace. Createsums for even bit positions first, then for odd bit locations. It determines the prefix for groups, which is the nused to determine the prefix

for an 8-bit group, which is then used for a group of 16-bitsand higher order words. The carry-in bits are then calculated by the affixes by tracking backwards at each level. Structured adders that resemble trees need 2 log 2n-1 stages. Black and grey cells are typically employed as buffers to less enfan-

out. This addermay be created for 23, 24, and 25-

bitutilisingCMOSlogicandTransmissiongates.The16-bitBrent-Kung'sstructureisshowninthefollowingimage.




Fig3(b).Brent-Kungadder

C. PropagatorGenerator

The propagation generator adder produces the necessary carry bits to finish the N-bit pair modulo-3 sums in parallel when used with a modulo-3 N-bit operand adder. Because of the logic structure's log 23 Noperating levels, constant fan-in and fan-

outdesignsarepossible,aswellasstaticprecharge/dischargeope rationasopposedtofixed-

rateprecharge/discharge.Thenetworkcanalsobeusedasacondit ional sum selection controller for a conditional sumadderina simplerform.




Fig 3(c).Propagation generator

V. PROPOSEDADDER

The proposed adder has the three operand parallel prefixadderintermsofoptimizinghardwareresourcesandimpro vingthecomputationspeed. Additionally, the incorporation of de layreduction techniques, including propagation de layoptimization and gate-level optimizations, reduces the overall de lay in the adder circuit. We proposed it has hybridadder.

Journal of Vibration Engineering(1004-4523) | Volume 22 Issue 4 2022 | www.jove.science




Fig4.Proposedadder

Adderlogic	Cell	Total
	delay(delay(n
	ns)	s)
Brent	24.900	41.500
KungAd	21.500	11.500
der		
Ladner	22.600	42.400
FischerAd	23.600	42.400
der		
PropagatorGe	20.600	34.100
neratorAdder	20.000	34.100

Table 1.DelayComparison

The above Table (1) tells the delay comparison of existing and proposed adder.

VI. CONCLUSION

In conclusion, the design and implementation of anarea-effectiveandreduceddelaythree-operandparallelprefix offer significant benefits in optimizinghardwareresourcesandimprovingcomputationalsp eed. Through the application of area-effective techniques, suchas resource sharing and compact circuit layouts, the availablesilicon addercanutilize area efficiently. Additionally,the incorporation of delay reduction techniques, including propagation de la yoptimization and gateleveloptimizations,

reduces the overall delay in the adder circuit. The seoptimizations enhance the performance of the adder, making it suitable for high-speed and low-power applications. The future scope of this research lies in exploring novel design techniques, power optimization, scalability, integration with advanced process technologies, and real-world applications. By continuing to advance the area-effective and reduced delay techniques, researchers can contribute to the evolution of digital circuits, leading to more efficient and high-performance computing architectures.

REFERENCES

- [1] Panda,AmitKumar,RakeshPalisetty,andKailashChandraRay."Highspeedarea- efficientVLSIarchitectureofthreeoperandbinary adder." *IEEE Transactions on Circuits and Systems I:* RegularPapers67, no. 11 (2020): 3944-3953
- [2] Shilpa, K. C., M. Shwetha, B. C. Geetha, D. M. Lohitha, and N. V.Pramod. "Performance analysis of parallel prefix adder for datapathVLSIdesign."In 2018SecondInternationalConferenceonInventiveCommunicationand ComputationalTechnologies(ICICCT),pp.1552-1555. IEEE,2018.
- [3] Devi Ykuntam, Yamini, KattaPavani, and Krishna Saladi. "Designandanalysis of Highspeedwallace tree multiplier using parallelprefix adders for VLSI circuit designs." In 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT), pp. 1-6. IEEE, 2020.
- [4] Yezerla, Sudheer Kumar, and B. Rajendra Naik. "Designand Estimation of delay, power and area for Parallel prefix adders." In 2014 Recent Advances in Engineering and Computational Sciences (RAE CS), pp. 1-6. IEEE, 2014.
- [5] Brent, Richard P., and Hsiang T. Kung. "A regular layout for paralleladders." *IEEE transactions on Computers* 31, no. 03 (1982): 260-264.
- [6] Kogge, Peter M., and Harold S. Stone. "A parallel algorithm for the efficient solution of a general class of recurrence equations." *IEEE transactions on computers* 100, no. 8(1973):786-793.
- [7] Ladner, Richard E., and Michael J. Fischer. "Parallel prefix computation." Journal of the ACM (JACM) 27, no. 4 (1980):831-838.